Tata Electronics, CG Power, and HCL Group committed ₹1.29 trillion across semiconductor fabrication and assembly projects in January and February 2025, the largest private-sector capital deployment into Indian chip infrastructure since the India Semiconductor Mission launched in December 2021. The announcements came within weeks of the government reducing central capital support from 50% to 40% under the newly branded Semicon 2.0 framework. Tata's move into advanced packaging and L&T's assembly expansion proceeded without public hesitation.
The subsidy cut reflects Delhi's calculation that global chipmakers and Indian conglomerates now view the country as structurally necessary rather than opportunistically attractive. Electronics and IT Minister Ashwini Vaishnaw stated the 40% support level remains internationally competitive and that land acquisition timelines and power infrastructure matter more than the marginal subsidy differential. The comment carries weight: Tata's ₹91,000 crore Dholera fab and Powerchip's ₹72,000 crore Gujarat facility both moved forward under the original 50% regime, but their expansions and adjacent projects are now pricing in the lower support.
This capital commitment arrives as Taiwan, South Korea, and the United States tighten export controls on advanced lithography and deposition tools. India's ISM does not yet credential any facility for sub-28nm production, which means the Tata-Powerchip partnership and the Murugappa Group's CG Power projects target mature nodes for automotive, industrial, and consumer electronics. The gap matters. Indian demand for chips below 28nm—server processors, flagship smartphone SoCs, high-performance computing—still flows entirely through imports. The ₹1.29 trillion figure funds assembly, testing, and packaging capacity that captures margin on older nodes while leaving India structurally dependent on TSMC, Samsung, and Intel for frontier logic.
Operators should track three developments through Q3 2025. First, whether any of the three conglomerates announce partnerships with ASML or Tokyo Electron for sub-14nm tool access, which would signal ambition beyond mature nodes. Second, the pace of talent acquisition: India graduated 6,200 semiconductor engineers in 2024, far below the 20,000 per year the government projects for 2027. Third, subsidy disbursement cadence under Semicon 2.0. The prior ISM framework experienced approval delays that spooked smaller applicants. If the 40% capital support reaches milestone payments within 90 days of project completion, the lower headline rate becomes operationally irrelevant.
The Tata-L&T-Murugappa triad moves India past the announcement phase. Dholera breaks ground in Q2 2025. The structural constraint remains upstream: no Indian entity controls leading-edge lithography, and the geopolitical premium on those tools just widened.